Abstract-The main aim of DVR is to regulate the voltage at load terminals irrespective of any power quality problems like sag, swell, distortion or unbalance in load or supply voltage. This paper presents the dynamic performance characteristics of a Dynamic Voltage Restorer ( DVR ) that protect balanced, unbalanced as well as sensitive loads. Also different DVR configurations are suggested which do not supply or absorb any active power during the steady state operation. The DVR operation is verified though MATLAB simulation using simulink blocksets. 
INTRODUCTION
A dynamic voltage restorer (DVR) is a power electroelectronics converter-based series connected custom power device that can protect critical loads from most common supply side disturbances. The basic operating principle of a DVR is to inject a voltage of required magnitude and frequency in series with a distribution feeder to restore the voltage on the load side to the desired amplitude and waveshape even when supply voltage is unbalanced or distorted [1] . Usually pulse width modulated (PWM) voltage source inverter (VSI) employing IGBT or GTO along with or without energy storage systems (ESS) realizes a DVR. The output of the VSI is connected in series with a distribution feeder through a transformer. The VSI can be supplied by dc source. With this, the DVR can regulate the load voltage at any given magnitude and phase angle. This can be accomplished through real power exchange between the dc source and the ac system through the inverter. However, during load rejection, the excess power must be returned to the ac lines. In real situation when the dc bus of the DVR is supplied through the rectifier, the reverse power flow may damage the rectifier unit if the phase angle of the desired load bus voltage is less than that of Manuscript received December 2, 2012; revised December 15, 2013. the terminal voltage [2] . Also such ac supported DVR is relatively expensive and needs additional control for rectifier.
In this paper, a general method; adopting different DVR configurations is proposed to maintain balanced sinusoidal load voltage with a desired magnitude at any load; while the average real power supplied or absorbed by DVR in steady state is zero.
The proposed scheme is validated through computer simulation using MATLAB Simulink. This paper also discusses the structure of DVR with different configurations using voltage source inverter supplied by the filter capacitor in shunt to DVR, at point of common coupling (PCC) & load.
II. DVR STRUCTURE The DVR structure is shown in Fig. 1 . It consists of 6-pulse VSI connected to a common dc storage capacitor ( ). The voltage across is the dc input to the inverter. The output of the inverter is connected to the single phase transformer. The outputs of the three transformers are then connected in series to the three respective phases of the distribution feeder. The single phase equivalent circuit of the DVR is shown in Fig. 2 The schematic diagram of series compensator connected power system is shown in Fig. 3 . In this, the DVR is connected in series between the PCC and the load. With respect to above series compensated distribution system following are the system components. where subscript a, b and c denotes the three individual phases.
The series compensator is connected between a terminal bus and a load bus. The voltage sources are connected to the series compensator terminals by a feeder with an impedance of . Initially we assume a balance load i, e.
DVR reference voltage generation
By applying KVL in Fig. 3 .we get
The main aim of DVR is to make the load voltage positive sequence. Further the DVR should not supply or absorb any real power. To force to be positive sequence, must cancel the zero and negative-sequence components of . In addition, the should be such that the load voltage is regulated at a pre-specified value [4] - [6] . Since the DVR must operate in zero power mode, we get where the instantaneous power is supplied to the load and is the average value of the instantaneous power entering the terminal Let us consider the phasor load voltage as | | at an angle θ where | | is a pre-specified magnitude and θ is an unknown angle to be computed. Since the load voltage is positive sequence, the average power to the load is also positive sequence. Hence we get | || | where| | is the phasor positive sequence component of the load current;
is the load phase angle. Combining equation (4) and (5) In case 1 the DVR is connected with filter capacitor in shunt as shown in Fig. 2 . The 80% sag is observed with the balanced linear load. The DVR injects a balanced voltage for duration of 0.2 sec in order to compensate the sag & make the terminal voltage and load voltage 1.0 pu. As shown in Fig.4 . It is seen that the DVR power oscillates close to zero & load power are compensated as shown in Fig. 4-5 .
Case 2: DVR with Filter capacitor in shunt with PCC In case-2, a non-linear load is introduced in addition to balanced linear load. The non-linear load is realized by using rectifier load. To accommodate this load, it is necessary to modify the DVR structure by putting additional shunt capacitor at PCC. Due to non-linear load the harmonic in the load current will distort the terminal voltage [7] - [12] . Since DVR only cancels the negative and zero sequences, the harmonic components of the terminal voltage will pass on to the load voltage. Hence the terminal voltage will be where is the fundamental component and is the harmonic component of the terminal voltage. The fundamental component can be obtained as given in [3] and the harmonic components can be obtained by extracting the fundamental component from the original signal.
The system response (i.e. Load voltage) with the nonlinear load along with the balanced load during sag and after sag with & without compensator is shown in Fig. 6 . It has been observed that it contains high frequency harmonics due to non-linear load. Hence to provide a low impedance path for these high frequency harmonics currents we use a filter capacitor of appropriate value connected in shunt at PCC as shown in Fig. 7 .
It has been observed that the large value of filter capacitor is unable to compensate the sag and the high frequency harmonics and spikes. Hence it is always suggested to use the low value of which provides the better compensation to harmonic contents. It is seen that in this configuration DVR injects the required voltage with proper phase angle in order to compensate distorted sag & to cancel the negative and zero sequence components in load voltages to provide balanced load voltage. The DVR power given by (10) is oscillating with a mean of zero as shown in Fig. 8 . shunted at load as shown in fig. 9 . The shunt connected capacitor across the load provides an alternate path for high frequency switching components in the load voltage and make it balanced sinusoidal. The compensated load voltage with reduced harmonics for the DVR configuration suggested in case-3 is as shown in Fig.  10 . 
V. PERFORMANCE EVALUATION
The performance of DVR with different configurations is evaluated for different loads. It has been observed that when the DVR with filter capacitor connected in shunt is used for compensating the balanced linear RL load, the system shows the satisfactory results and maintains the load & terminal voltage at 1.0 pu. In this case it is seen that the load voltage is settle down ≈ 1.0 pu. Since the system operates in steady state DVR does not supply or absorb any active power. The load voltage shows only positive sequence component, since the negative & zero sequence components has been canceled by DVR. Also it shows satisfactory active & reactive power across load.
When the system is tested with non-linear load in addition to the balanced linear load and with the slight modification in the DVR configuration (a filter capacitor in shunt with PCC).It is seen that the high frequency harmonics are still present in load voltage & cannot be removed completely. Hence system performance is verified with an alternate modified DVR configuration (a filter capacitor in shunt with load) and it is observed that the load voltage is compensated to 1.0 pu.,with reduced harmonics & the DVR power still oscillates with a mean of zero.
VI. SAG DETECTOR & SAG CORRECTOR
The sag detector detects the presence of voltage sag & activates the control system for sag correction. The output SD is a pulse that is active as long as voltage is out of tolerance during the sag. The input voltages measured on the Vs source side are converted to dqo space vectors in synchronously rotating frame since they have faster response time as they are based on instantaneous quantities. The per unit magnitude of this space vector is compared to a reference value 0.9. It has been observed that it provides sufficiently accurate result for the sag.
A proportional feedback controller for voltage sag correction is used. The output T SAG is a negative torque command to the control system. T SAG is scaled error of the difference between per unit magnitude of the V S voltage space vector measured & the reference value 1.0 pu. T SAG value is limited by amount of energy available for discharge and stability conditions of the energy storage system. A detailed analysis of this will be a future work. A simple limiter is used for limiting the maximum and minimum value of the negative torque output. The sag detector & sag corrector circuit with the sag detector pulse response is shown is as shown in Fig. 11 .
VII. CONCLUSION
These papers discuss the different configurations of DVR. It is seen that when load is balanced linear, the DVR along with filter capacitor is quite able to compensate the load voltage & terminal voltage. When the non-linear load is connected in addition to balanced linear RL load, the DVR with shunt filter capacitor at PCC is not able to suppress the harmonics & voltage spikes. Hence a low impedance path must be provided through a alternate additional shunt filter capacitor across load. It is seen that harmonics gets almost removed, load voltages are compensated at 1.0 pu. with DVR power oscillating at zero. It is seen that among all the configurations case-3 gives the best performance. The selection of value of filter capacitors is very crucial and hence it must be chose judiciously.
APPENDIX
System parameters: 
